Toggle navigation
Repository of the Association of Universities Entrusted to the Society of Jesus in Latin America (AUSJAL)
español
português (Brasil)
English
English
español
português (Brasil)
English
Login
Toggle navigation
View Item
Home
Centro Universitario FEI
Documentos - CUFEI
View Item
Home
Centro Universitario FEI
Documentos - CUFEI
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
Compact modeling of triple gate junctionless MOSFETs for accurate circuit design in a wide temperature range
View/
Open
Date
2019
Author
Pavanello M.A.
Cerdeira A.
Doria R.T.
Ribeiro T.A.
Avila-Herrera F.
Estrada M.
Metadata
Show full item record
URI
https://hdl.handle.net/20.500.12032/88848
Description
© 2019 Elsevier LtdThis paper presents the extension of proposed physically-based continuous compact analytical model of triple gate junctionless nanowire transistors for accurate description of device electrical characteristics in a wide temperature range from room temperature up to 500 K. The model validation is performed by comparison against tridimensional numerical simulation and experimental data showing very good agreement, with continuous description of drain current and its derivatives in all regions of operation and temperatures.
Collections
Documentos - CUFEI
Search Repository
This Collection
Browse
All of Repository
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
Register