Application of the Symmetric Doped Double-Gate Model in Circuit Simulation Containing Double-Gate Graded-Channel Transistors

Ver/

Fecha

2010

Autor

CONTRERAS, Esteban

CERDEIRA, Antonio

ALVARADO, Joaquin

PAVANELLO, Marcelo A.

Metadatos

Mostrar el registro completo del ítem

URI

https://hdl.handle.net/20.500.12032/40503

Colecciones

Documentos - CUFEI