Analog Gross Fault Identification in RF Circuits using Neural Models and Constrained Parameter Extraction

Viveros-Wacher, Andrés; Rayas-Sánchez, José E.; Brito-Brito, Zabdiel

Visualizar/Abrir

Viveros_19Jun_Analog_faults_ID_by_ANN-n_PE_Author_ver.pdf (983.7Kb)

Data

2019-06

Autor

Viveros-Wacher, Andrés

Rayas-Sánchez, José E.

Brito-Brito, Zabdiel

Metadata

Mostrar registro completo

URI

https://hdl.handle.net/20.500.12032/72463

Descrição

The demand and relevance of efficient analog fault diagnosis methods for modern RF and microwave integrated circuits increases with the growing need and complexity of analog and mixed-signal circuitry. The well-established digital fault diagnosis methods are insufficient for analog circuitry due to the intrinsic complexity in analog faults and their corresponding identification process. In this work, we present an artificial neural network (ANN) modeling approach to efficiently emulate the injection of analog faults in RF circuits. The resulting meta-model is used for fault identification by applying an optimization-based process using a constrained parameter extraction formulation. A generalized neural modeling formulation to include auxiliary measurements in the circuit is proposed. This generalized formulation significantly increases the uniqueness of the faults identification process. The proposed methodology is illustrated by two faulty analog circuits: a CMOS RF voltage amplifier and a reconfigurable bandpass microstrip filter.

Collections

Documentos - ITESO