Mostrar el registro sencillo del ítem

dc.contributor.authorRangel-Patiño, Francisco E.
dc.contributor.authorViveros-Wacher, Andrés
dc.contributor.authorRayas-Sánchez, José E.
dc.contributor.authorVega-Ochoa, Edgar A.
dc.contributor.authorDuron-Rosales, Ismael
dc.contributor.authorHakim, Nagib
dc.date.accessioned2019-08-30T18:04:19Z
dc.date.accessioned2023-03-10T16:53:59Z
dc.date.available2019-08-30T18:04:19Z
dc.date.available2023-03-10T16:53:59Z
dc.date.issued2016-12
dc.identifier.citationF.E. Rangel-Patino, A. Viveros-Wacher, J.E. Rayas-Sánchez, E.A. Vega-Ochoa, I. Duron-Rosales, and N. Hakim, “A holistic methodology for system margining and jitter tolerance optimization in post-silicon validation,” in IEEE MTT-S Latin America Microwave Conf. (LAMC-2016), Puerto Vallarta, Mexico, Dec. 2016, pp. 1-4. DOI: 10.1109/LAMC.2016.7851268es
dc.identifier.isbn978-1-5090-4288-3
dc.identifier.urihttps://hdl.handle.net/20.500.12032/69127
dc.descriptionThe optimization of receiver analog circuitry in modern high-speed input/output (HSIO) links is a very time consuming post-silicon validation process. Current industrial practices are based on exhaustive enumeration methods to improve either the system margins or the jitter tolerance compliance test. In this paper, these two requirements are addressed in a holistic optimization-based approach. We propose an innovative objective function based on these two metrics. Our method employs Kriging to build a surrogate model based on system margining and jitter tolerance measurements. The proposed method is able to deliver optimal system margins and guarantee jitter tolerance compliance while substantially decreasing the typical post-Si validation time.es
dc.language.isoenges
dc.publisherIEEEes
dc.rights.urihttp://quijote.biblio.iteso.mx/licencias/CC-BY-NC-ND-2.5-MX.pdfes
dc.subjectPost-silicon Validationes
dc.subjectJitteres
dc.subjectSystem Margininges
dc.subjectEye Diagrames
dc.titleA Holistic Methodology for System Margining and Jitter Tolerance Optimization in Post-Silicon Validationes
dc.typeinfo:eu-repo/semantics/articlees


Ficheros en el ítem

FicherosTamañoFormatoVer
Rangel_16Dec_Ho ... _Jitter_Opt_Author_ver.pdf773.9Kbapplication/pdfVer/

Este ítem aparece en la(s) siguiente(s) colección(ones)

Mostrar el registro sencillo del ítem


© AUSJAL 2022

Asociación de Universidades Confiadas a la Compañía de Jesús en América Latina, AUSJAL
Av. Santa Teresa de Jesús Edif. Cerpe, Piso 2, Oficina AUSJAL Urb.
La Castellana, Chacao (1060) Caracas - Venezuela
Tel/Fax (+58-212)-266-13-41 /(+58-212)-266-85-62

Nuestras redes sociales

facebook Facebook

twitter Twitter

youtube Youtube

Asociaciones Jesuitas en el mundo
Ausjal en el mundo AJCU AUSJAL JESAM JCEP JCS JCAP