Reduced electric field in junctionless transistors
Ver/
Fecha
2010Autor
Colinge, Jean-Pierre
DORIA, R. T.;Doria, Rodrigo T.;Doria, Rodrigo Trevisoli;DORIA, R.T.;Rodrigo Doria, T.;DORIA, RODRIGO
Lee, Chi-Woo
Ferain, Isabelle
Akhavan, Nima Dehdashti
Yan, Ran
Razavi, Pedram
Yu, Ran
Nazarov, Alexei N.
Metadatos
Mostrar el registro completo del ítemColecciones
Ítems relacionados
Mostrando ítems relacionados por Título, autor o materia.
-
The Roles of the Gate Bias, Doping Concentration, Temperature and Geometry on the Harmonic Distortion of Junctionless Nanowire Transistors Operating in the Linear Regime
DORIA, Rodrigo Trevisoli; TREVISOLI, Renan Doria; DE SOUZA, Michelly; CUETO, Magali Estrada; CERDEIRA, Antonio; Pavanello, Marcelo Antonio (2014) -
UTBB MOSFETs Thermal Coupling Analysis in Technological Node Level
COSTA, F. J.; DORIA, R. T.; Rodrigo Trevisoli Doria (2020-07-31)The main goal of this work is to perform a first-time analysis of the thermal cross-coupling in a system composed by some devices in an integration node degree composed by advanced UTBB SOI MOSFETs through numerical ... -
Substrate Effect Evaluation by the Analysis of Intrinsic Capacitances in SOI UTBB Transistors
COSTA, F. J.; DORIA, R. T.; Rodrigo Trevisoli Doria (2020-05-26)The main goal of this paper is to present the behavior of the substrate effect in Ultra-Thin Body and Buried Oxide (UTBB) SOI MOSFETs with respect to the back gate bias (VSUB) through DC and AC simulations validated to ...