Now showing items 1-4 of 4
Effect of the back bias on the analog performance of standard FD and UTBB transistors-based self-cascode structures
© 2017 IOP Publishing Ltd.This work demonstrates that active back biasing can improve significantly the analog performance of two-transistors self-cascode structures. The study was performed by applying both standard and ...
Junctionless nanowire transistors operation at temperatures down to 4.2 K
© 2016 IOP Publishing Ltd.The aim of this work is to analyze the operation of junctionless nanowire transistors down to the liquid helium temperature. The drain current, the transconductance, the output conductance, the ...
On the improvement of DC analog characteristics of FD SOI transistors by using asymmetric self-cascode configuration
© 2015 Elsevier Ltd. All rights reserved.This paper demonstrates the improvement of DC analog performance of FD SOI transistors provided by the adoption of asymmetric self-cascode (A-SC) configuration. It consists of two ...
Harmonic distortion analysis of double gate graded-channel MOSFETs operating in saturation
In this work we present an analysis of harmonic distortion (HD) in graded-channel (GC) gate-all-around (GAA) devices operating in saturation region for analog applications. The study has been performed through device ...