Show simple item record

dc.contributor.authorPERUZZI , VINICIUS VONO
dc.contributor.authorCRUZ, WILLIAM
dc.contributor.authorSILVA, GABRIEL AUGUSTO DA
dc.contributor.authorSIMOEN, EDDY
dc.contributor.authorCLAEYS, COR
dc.contributor.authorSalvador Gimenez
dc.date.accessioned2021-12-21T22:34:36Z
dc.date.accessioned2023-05-03T20:38:42Z
dc.date.available2021-12-21T22:34:36Z
dc.date.available2023-05-03T20:38:42Z
dc.date.issued2020-12-04
dc.identifier.citationPERUZZI , V. V.; CRUZ, W.; SILVA, G. A.; SIMOEN, E.; CLAEYS, C.; SALVADOR, G. Using the octagonal layout Style for MOSFETs to boost the device matching in Ionizing radiation environments. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, v. 20, n. 4, p. 1-6, 2020.
dc.identifier.issn1530-4388
dc.identifier.urihttps://hdl.handle.net/20.500.12032/89627
dc.description.abstractThis article describes an experimental comparative study of the matching between the Octo conventional (octagonal gate geometry) and Conventional (rectangular gate shape) n-channel Metal-Oxide-Semiconductor (MOS) Field Effect Transistors (MOSFETs), which were manufactured in an 130 nm Silicon-Germanium Bulk Complementary MOS (CMOS) Integrated Circuits (ICs) technology and exposed to different X-rays Total Ionizing Doses (TIDs), under the on-state bias conditions. The results indicate that the Octo layout style with alpha (α) angle equal to 90° and a cut factor of 50% for MOSFETs is capable of boosting the device matching by at least 56.1%, on average, regarding the electrical parameters studied (Threshold Voltage and Subthreshold Swing), as compared to those found in the Conventional MOSFET counterparts, considering that they present the same bias conditions and regarding different TIDs. This happens due to the Longitudinal Corner Effect (LCE), Parallel MOSFETs with Different Channel Length Effect (PAMDLE) and Deactivation of Parasitic MOSFETs in the Bird's Beak Regions Effect (DEPAMBBRE) which are present in the Octo MOSFETs. Therefore, the Octagonal layout style can be considered as an alternative hardness-by-design (HBD) layout strategy to boost the electrical performance and TID tolerance of MOSFETs enabling analog or radio-frequency CMOS ICs applications.
dc.relation.ispartofIEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY
dc.rightsAcesso Restrito
dc.subjectOcto layout style
dc.subjecthardness-by-design technique
dc.subjectMOSFET matching, analog CMOS ICs
dc.subjectTotal ionizing dose
dc.subjectExperimental electrical characterization
dc.titleUsing the Octagonal Layout Style for MOSFETs to boost the Device Matching in Ionizing Radiation Environmentspt_BR
dc.typeArtigopt_BR


Files in this item

FilesSizeFormatView

This item appears in the following Collection(s)

Show simple item record


© AUSJAL 2022

Asociación de Universidades Confiadas a la Compañía de Jesús en América Latina, AUSJAL
Av. Santa Teresa de Jesús Edif. Cerpe, Piso 2, Oficina AUSJAL Urb.
La Castellana, Chacao (1060) Caracas - Venezuela
Tel/Fax (+58-212)-266-13-41 /(+58-212)-266-85-62

Nuestras redes sociales

facebook Facebook

twitter Twitter

youtube Youtube

Asociaciones Jesuitas en el mundo
Ausjal en el mundo AJCU AUSJAL JESAM JCEP JCS JCAP