| dc.contributor.author | Centeno-Quiñonez, José M. | |
| dc.date.accessioned | 2016-07-07T22:12:55Z | |
| dc.date.accessioned | 2023-03-22T17:05:24Z | |
| dc.date.available | 2016-07-07T22:12:55Z | |
| dc.date.available | 2023-03-22T17:05:24Z | |
| dc.date.issued | 2015-12 | |
| dc.identifier.citation | Centeno-Quiñonez, J. M. (2015). Design and Integration of a Deserializer Module for a SerDes Mixed Signal System on Chip. Trabajo de obtención de grado, Especialidad en Diseño de Sistemas en Chip. Tlaquepaque, Jalisco: ITESO. | es |
| dc.identifier.uri | https://hdl.handle.net/20.500.12032/75866 | |
| dc.description | This document presents a mixed signal System on Chip design developed at ITESO as a test vehicle for manufacturing at 180 nm node through MOSIS manufacturing services. The ITESO TV1 is a serializer and deserializer based on the PCIe protocol. The current report includes details on the design for the deserializer digital module for the SerDes. The testing done at RTL and gate level abstractions to the Deserializer are presented. The report finishes by discussing the VLSI technique used for the system integration of analog and digital modules in the SerDes. This research effort is a first attempt at ITESO to generate a mixed signal complex system for manufacturing. | es |
| dc.description.sponsorship | Consejo Nacional de Ciencia y Tecnología | es |
| dc.language.iso | eng | es |
| dc.publisher | ITESO | es |
| dc.rights.uri | http://quijote.biblio.iteso.mx/licencias/CC-BY-NC-ND-2.5-MX.pdf | es |
| dc.subject | SerDes | es |
| dc.subject | Deserializer | es |
| dc.subject | SoC | es |
| dc.subject | 180 NM | es |
| dc.subject | VLSI | es |
| dc.title | Design and Integration of a Deserializer Module for a SerDes Mixed Signal System on Chip | es |
| dc.type | info:eu-repo/semantics/academicSpecialization | es |
