| dc.contributor.advisor | Rangel-Patiño, Francisco E. | |
| dc.contributor.author | Ruiz-Urbina, Roberto J. | |
| dc.date.accessioned | 2022-01-10T20:02:17Z | |
| dc.date.accessioned | 2023-03-10T17:24:44Z | |
| dc.date.available | 2022-01-10T20:02:17Z | |
| dc.date.available | 2023-03-10T17:24:44Z | |
| dc.date.issued | 2021-10 | |
| dc.identifier.citation | Ruiz-Urbina, R. J. (2021). PAM4 Transmitter and Receiver Equalizers Optimization for High-Speed Serial Links. Trabajo de obtención de grado, Maestría en Diseño Electrónico. Tlaquepaque, Jalisco: ITESO. | es_MX |
| dc.identifier.uri | https://hdl.handle.net/20.500.12032/70793 | |
| dc.description | As the telecommunications markets evolves, the demand of faster data transfers and processing continue to increase. In order to confront this demand, the peripheral component interconnect express (PCIe) has been increasing the data rates from PCIe Gen 1(4 Gb/s) to PCIe Gen 5(32 Gb/s). This evolution has brought new challenges due to the high-speed interconnections effects which can cause data loss and intersymbol interference. Under these conditions the traditional non return to zero modulation (NRZ) scheme became a bottle neck due to bandwidth limitations in the high-speed interconnects. The pulse amplitude modulation 4-level (PAM4) scheme is been implemented in next generation of PCIe (PCIe6) doubling the data rate without increasing the channel bandwidth. However, while PAM4 solve the bandwidth problem it also brings new challenges in post silicon equalization. Tuning the transmitter (Tx) and receiver (Rx) across different interconnect channels can be a very time-consuming task due to multiple equalizers implemented in the serializer/deserializer (SerDes). Typical current industrial practices for SerDes equalizers tuning require massive lab measurements, since they are based on exhaustive enumeration methods, making the equalization process too lengthy and practically prohibitive under current silicon time-to-market commitments. In this master’s dissertation a numerical method is proposed to optimize the transmitter and receiver equalizers of a PCIe6 link. The experimental results, tested in a MATLAB simulation environment, demonstrate the effectiveness of the proposed approach by delivering optimal PAM4 eye diagrams margins while significantly reducing the jitter. | es_MX |
| dc.description.sponsorship | ITESO, A.C. | es |
| dc.language.iso | eng | es_MX |
| dc.publisher | ITESO | es_MX |
| dc.rights.uri | http://quijote.biblio.iteso.mx/licencias/CC-BY-NC-2.5-MX.pdf | es_MX |
| dc.title | PAM4 Transmitter and Receiver Equalizers Optimization for High-Speed Serial Links | es_MX |
| dc.type | info:eu-repo/semantics/masterThesis | es_MX |
