| dc.contributor.author | Rangel-Patiño, Francisco E. | |
| dc.contributor.author | Rayas-Sánchez, José E. | |
| dc.contributor.author | Viveros-Wacher, Andrés | |
| dc.contributor.author | Vega-Ochoa, Edgar A. | |
| dc.contributor.author | Hakim, Nagib | |
| dc.date.accessioned | 2019-08-29T20:32:09Z | |
| dc.date.accessioned | 2023-03-10T16:53:31Z | |
| dc.date.available | 2019-08-29T20:32:09Z | |
| dc.date.available | 2023-03-10T16:53:31Z | |
| dc.date.issued | 2018-08 | |
| dc.identifier.citation | F. E. Rangel-Patiño, J. E. Rayas-Sánchez, A. Viveros-Wacher, E. A. Vega-Ochoa and N. Hakim, "High-Speed Links Receiver Optimization in Post-Silicon Validation Exploiting Broyden-based Input Space Mapping," 2018 IEEE MTT-S International Conference on Numerical Electromagnetic and Multiphysics Modeling and Optimization (NEMO), Reykjavik, 2018, pp. 1-3. doi: 10.1109/NEMO.2018.8503099 | es |
| dc.identifier.isbn | 978-1-5386-5205-3 | |
| dc.identifier.uri | https://hdl.handle.net/20.500.12032/68835 | |
| dc.description | One of the major challenges in high-speed input/output (HSIO) links electrical validation is the physical layer (PHY) tuning process. Equalization techniques are employed to cancel any undesired effect. Typical industrial practices require massive lab measurements, making the equalization process very time consuming. In this paper, we exploit the Broyden-based input space mapping (SM) algorithm to efficiently optimize the PHY tuning receiver (Rx) equalizer settings for a SATA Gen 3 channel topology. We use a good-enough surrogate model as the coarse model, and an industrial post-silicon validation physical platform as the fine model. A map between the coarse and the fine model Rx equalizer settings is implicitly built, yielding an accelerated SM-based optimization of the PHY tuning process. | es |
| dc.language.iso | eng | es |
| dc.publisher | IEEE | es |
| dc.rights.uri | http://quijote.biblio.iteso.mx/licencias/CC-BY-NC-ND-2.5-MX.pdf | es |
| dc.subject | Aggressive Space Mapping | es |
| dc.subject | Broyden | es |
| dc.subject | DoE | es |
| dc.subject | Eye Diagram | es |
| dc.subject | Equalization | es |
| dc.subject | HSIO | es |
| dc.subject | Metamodels | es |
| dc.subject | SATA | es |
| dc.subject | SM | es |
| dc.subject | Surrogate-based Optimization | es |
| dc.title | High-Speed Links Receiver Optimization in Post-Silicon Validation Exploiting Broyden-based Input Space Mapping | es |
| dc.type | info:eu-repo/semantics/article | es |
