| dc.contributor.author | López-Araiza, Karla G. | |
| dc.contributor.author | Rangel-Patiño, Francisco E. | |
| dc.contributor.author | Ascencio-Blancarte, Jorge E. | |
| dc.contributor.author | Vega-Ochoa, Edgar A. | |
| dc.contributor.author | Rayas-Sánchez, José E. | |
| dc.contributor.author | Longoria-Gándara, Omar H. | |
| dc.date.accessioned | 2023-08-14T22:46:49Z | |
| dc.date.accessioned | 2025-03-25T20:30:41Z | |
| dc.date.available | 2023-08-14T22:46:49Z | |
| dc.date.available | 2025-03-25T20:30:41Z | |
| dc.date.issued | 2023-07 | |
| dc.identifier.citation | K. G. López-Araiza, F. E. Rangel-Patiño, J. E. Ascencio-Blancarte E. A. Vega-Ochoa, J. E. Rayas-Sánchez, and O. Longoria-Gándara, “A multi-stage CTLE design and optimization for PCI Express Gen6.0 link equalization,” in IEEE Latin American Electron Devices Conf. (LAEDC), Puebla, Mexico, Jul. 2023, pp. 1-4. | es_MX |
| dc.identifier.isbn | 979-8-3503-1191-4 | |
| dc.identifier.issn | 2835-3463 | |
| dc.identifier.uri | https://hdl.handle.net/20.500.12032/159543 | |
| dc.description | The continuously increasing bandwidth demand from new applications has led to the development of the new peripheral component interconnect express (PCIe) Gen6, reaching data rates of 64 giga-transfers per second (GT/s) and adopting the pulse amplitude modulation 4-level (PAM4) signaling scheme. While PAM4 solves the bandwidth requirements, it brings new challenges for the physical channel design. PAM4 is more susceptible to errors due to various noise sources caused by reduced voltage (and timing) ranges, yielding a higher bit error rate (BER). It also introduces new challenges in slicers, transition jitter, and equalizers, making of equalization (EQ) a critical process for PAM4 signaling. In this paper, we propose a multi-stage continuous-time linear equalizer (CTLE) with high-band, mid-band, and low-band frequency boost stages to deal with highly lossy channels. Given the complexity of EQ of multi-level signals, optimization techniques are used, including an efficient optimization of the transmitter finite impulse response (FIR) filter and the receiver CTLE tuning. | es_MX |
| dc.description.sponsorship | ITESO, A.C. | es_MX |
| dc.language.iso | eng | es_MX |
| dc.publisher | IEEE | es_MX |
| dc.rights.uri | http://quijote.biblio.iteso.mx/licencias/CC-BY-NC-ND-2.5-MX.pdf | es_MX |
| dc.subject | Channel | es_MX |
| dc.subject | CTLE | es_MX |
| dc.subject | Equalization | es_MX |
| dc.subject | Eye-diagram | es_MX |
| dc.subject | FIR | es_MX |
| dc.subject | ISI | es_MX |
| dc.subject | Jitter | es_MX |
| dc.subject | Optimization | es_MX |
| dc.subject | PAM4 | es_MX |
| dc.subject | PCIe | es_MX |
| dc.subject | Receiver | es_MX |
| dc.subject | Transmitter | es_MX |
| dc.title | A Multi-Stage CTLE Design and Optimization for PCI Express Gen6.0 Link Equalization | es_MX |
| dc.type | info:eu-repo/semantics/article | es_MX |
| dc.type.version | info:eu-repo/semantics/publishedVersion | es_MX |
